

**CLAIMS:**

1           1.     A low weight encoding circuit comprising:  
2                 a current balance tester arranged to test whether a predetermined number of data bits is  
3                 current balanced;  
4                 a current balance encoder and decode bit generator arranged to encode data bits and  
5                 generate encoded data and corresponding decode bits if said predetermined number of data bits is  
6                 not current balanced; and  
7                 a latch arranged to latch either the data bits, via an I/O bus, if said predetermined number  
8                 of data bits is current balanced or the encoded data and corresponding decode bits, via the I/O  
9                 bus, if said predetermined number of data bits is not current balanced.

1           2.     The low weight encoding circuit as claimed in claim 1, wherein said  
2                 predetermined number of data bits corresponds to 4 bits or a data nibble from the I/O bus  
3                 supporting at least 32-bit or 64-bit data transactions.

1           3.     The low weight encoding circuit as claimed in claim 2, wherein said current  
2                 balance tester receives the data nibble at one bus transition, determines if the data nibble is  
3                 already current balanced (i.e., two bits high and two bits low), and if the data nibble is already  
4                 current balanced, allows the data nibble to latch onto the I/O bus at the next bus transition.

1           4.     The low weight encoding circuit as claimed in claim 2, wherein said current  
2 balance encoder and decode bit generator encodes the data nibble to ensure that the data nibble is  
3 current balanced prior to being driven onto the I/O bus and generates therefrom encoded data and  
4 corresponding decode bits, and allows the encoded data and corresponding decode bits to latch  
5 onto the I/O bus at the next bus transition.

1           5.     The low weight encoding circuit as claimed in claim 2, wherein said current  
2 balance tester is implemented using combinations of Boolean logics including, but not limited to,  
3 XOR and XNOR logic gates arranged to test the data nibble for balanced current drawn using  $A_0$ ,  
4  $A_1$ ,  $A_2$  and  $A_3$  as parameters representing individual bits in the data nibble of four (4) data bits  
5 and the following equations: (1)  $F_1 = \overline{A_0 \oplus A_1}$ , (2)  $F_2 = \overline{A_2 \oplus A_3}$ , (3)  $F_3 = \overline{F_1 \oplus F_2}$ , (4)  
6  $F_4 = A_0 \oplus A_1 \oplus A_2 \oplus A_3$ , and (5)  $F_3 \cdot F_4 = 1$ , and if  $F_3 \cdot F_4 = 1$ , then the data nibble is current  
7 balanced.

1           6.     The low weight encoding circuit as claimed in claim 2, wherein said current  
2 balance tester is implemented using a look-up TABLE containing logic functions  $F_1$ ,  $F_2$ ,  $F_3$  and  $F_4$   
3 pre-assigned to different combinations of the input data nibble to test whether the data nibble is  
4 current balanced.

1           7.     The low weight encoding circuit as claimed in claim 5, wherein said current  
2 balance encoder and decode bit generator is implemented using combinations of Boolean logics  
3 including, but not limited to, XOR and XNOR logic gates, initial bit patterns  $A_0$ ,  $A_1$ ,  $A_2$  and  $A_3$   
4 as parameters representing individual bits in the data nibble of four (4) data bits and the  
5 following equations: (1)  $\overline{A_0 \oplus A_1 \oplus A_2} \bullet \overline{F_3} = 1$ , (2)  $\overline{F_3} \bullet F_4 = 1$ , and (3)  $F_4 = 1$ .

1           8.     The low weight encoding circuit as claimed in claim 7, wherein said current  
2 balance encoder and decode bit generator is configured to determine if  $\overline{A_0 \oplus A_1 \oplus A_2} \bullet \overline{F_3} = 1$ ,  
3 and if  $\overline{A_0 \oplus A_1 \oplus A_2} \bullet \overline{F_3} = 1$ , invert bit  $A_0$  and bit shift the data nibble to the left, carry bit  $A_0$   
4 into the  $A_3$  position, and generate encoded data and corresponding decode bits.

1           9.     The low weight encoding circuit as claimed in claim 8, wherein said current  
2 balance encoder and decode bit generator is configured to determine if  $\overline{F_3} \bullet F_4 = 1$ , and if  
3  $\overline{F_3} \bullet F_4 = 1$ , invert bit  $A_3$  and bit shift the nibble to the right, carry bit  $A_3$  into the  $A_0$  position, and

1 generate encoded data and corresponding decode bits.

1 10. The low weight encoding circuit as claimed in claim 9, wherein said current  
2 balance encoder and decode bit generator is configured to determine if  $F_4 = 1$  and if  $F_4 = 1$ , invert  
3 bits  $A_1$  and  $A_3$ , and generate encoded data and corresponding decode bits.

1 11. The low weight encoding circuit as claimed in claim 2, wherein said current  
2 balance encoder and decode bit generator is implemented using a look-up TABLE containing  
3 encoded nibbles are pre-assigned to different combinations of input data nibbles  $A_0$ ,  $A_1$ ,  $A_2$  and  
4  $A_3$  that need to be encoded.

1 12. An electronic system, comprising:  
2 a power supply;  
3 an active circuit including a plurality of I/O cells which serve as switching transistors; and  
4 a power delivery system arranged to deliver a transient current from the power supply to  
5 the I/O cells of the active circuit, via an I/O bus, said power delivery system comprising a low  
6 weight encoding circuit arranged to encode data bits sent out on the I/O bus such that minimal  
7 current drawn is achieved to minimize signal and timing distortions.

1 13. The electronic system as claimed in claim 12, wherein said low weight encoding

1 circuit comprises:

2 a current balance tester arranged to test whether a predetermined number of data bits is  
3 current balanced;

4 a current balance encoder and decode bit generator arranged to encode data bits and  
5 generate encoded data and corresponding decode bits if said predetermined number of data bits is  
6 not current balanced; and

7 a latch arranged to latch either the data bits, via the I/O bus, if said predetermined number  
8 of data bits is current balanced or the encoded data and corresponding decode bits, via the I/O  
9 bus, if said predetermined number of data bits is not current balanced.

1 14. The electronic system as claimed in claim 13, wherein said predetermined number  
2 of data bits corresponds to 4 bits or a data nibble from the I/O bus supporting at least 32-bit or  
3 64-bit data transactions.

1 15. The electronic system as claimed in claim 14, wherein said current balance tester  
2 is implemented using combinations of Boolean logics including, but not limited to, XOR and  
3 XNOR logic gates arranged to test the data nibble for balanced current drawn using  $A_0$ ,  $A_1$ ,  $A_2$   
4 and  $A_3$  as parameters representing individual bits in the data nibble of four (4) data bits and the  
5 following equations: (1)  $F_1 = \overline{A_0 \oplus A_1}$ , (2)  $F_2 = \overline{A_2 \oplus A_3}$ , (3)  $F_3 = \overline{F_1 \oplus F_2}$ , (4)

1  $F_4 = A_0 \oplus A_1 \oplus A_2 \oplus A_3$ , and (5)  $F_3 \cdot F_4 = 1$ , and if  $F_3 \cdot F_4 = 1$ , then the data nibble is current  
2 balanced.

1 16. The electronic system as claimed in claim 14, wherein said current balance  
2 encoder and decode bit generator is implemented using combinations of Boolean logics  
3 including, but not limited to, XOR and XNOR logic gates, initial bit patterns  $A_0$ ,  $A_1$ ,  $A_2$  and  $A_3$   
4 as parameters representing individual bits in the data nibble of four (4) data bits and the  
5 following equations: (1)  $\overline{A_0 \oplus A_1 \oplus A_2} \cdot \overline{F_3} = 1$ , (2)  $\overline{F_3} \cdot F_4 = 1$ , and (3)  $F_4 = 1$ .

1 17. The electronic system as claimed in claim 16, wherein said current balance  
2 encoder and decode bit generator is configured to:

3 invert, if  $\overline{A_0 \oplus A_1 \oplus A_2} \cdot \overline{F_3} = 1$ , bit  $A_0$  and bit shift the data nibble to the left, carry bit  $A_0$

4 into the  $A_3$  position, and generate encoded data and corresponding decode bits;

5 invert, if  $\overline{F_3} \cdot F_4 = 1$ , bit  $A_3$  and bit shift the nibble to the right, carry bit  $A_3$  into the  $A_0$

6 position, and generate encoded data and corresponding decode bits; and

7 invert, if  $F_4 = 1$ , bits  $A_1$  and  $A_3$ , and generate encoded data and corresponding decode

bits.

18. The electronic system as claimed in claim 16, wherein said current balance encoder and decode bit generator is implemented using a look-up TABLE containing encoded nibbles are pre-assigned to different combinations of input data nibbles  $A_0$ ,  $A_1$ ,  $A_2$  and  $A_3$  that need to be encoded.

19. A method of encoding data in a power delivery system, comprising:  
determining whether a predetermined number of data bits is current balanced;  
if said predetermined number of data bits is current balanced, driving said predetermined number of data bits onto an I/O bus; and  
if said predetermined number of data bits is not current balanced, encoding said predetermined number of data bits to ensure that said predetermined number of data bits is current balanced prior to being driven onto the I/O bus along with corresponding decode bits as to minimize signal and timing distortions.

20. The method as claimed in claim 19, wherein said predetermined number of data bits corresponds to 4 bits or a data nibble from the I/O bus supporting at least 32-bit or 64-bit data transactions.